Skip to content

interconnect to be unified #12

Description

@bieganski

Currently porting third-party peripherals to mtkCPU may be problematic, because what is called Wishbone in the CPU code (we have WishboneBusRecord, GenericInterfaceToWishboneMasterBridge and WishboneSlave classes) does not implement a real Wishbone interface - indeed, it's similar, but much simplified.

Some examples of discrepancies:

  • no strobe signal is used at all - there is an assumption, that strobe == cyc
  • no tags are present
  • no select signal - chip select logic is moved to address decoder, that switches peripherals based on request address as shown here

However, ideally we should implement and functionally verify Wishbone Bus, to make it easier for users to port their own peripherals.

Activity

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Metadata

Metadata

Assignees

No one assigned

    Labels

    No labels
    No labels

    Projects

    No projects

      Milestone

      No milestone

      Relationships

      None yet

      Development

      No branches or pull requests

      Issue actions