Skip to content
View Tavakalmastan's full-sized avatar
💭
🚀 Building RTL-to-GDSII ASIC Flows
💭
🚀 Building RTL-to-GDSII ASIC Flows
1 follower · 0 following

Block or report Tavakalmastan

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Tavakalmastan/README.README 
# Hi 👋, I'm Tavakalmastan

## 🚀 ASIC Physical Design | RTL-to-GDSII | STA | CTS | P&R

Electronics & Communication Engineering graduate focused on **ASIC Physical Design and Backend VLSI**, with hands-on experience in **RTL-to-GDSII implementation using Cadence Genus and Innovus**.

- 🎓 **B.E. Electronics & Communication Engineering — 2026**
- 📊 **CGPA: 8.44**
- 🏢 **ASIC Physical Design Trainee — VLSIMINDS**
- 💼 **Former ASIC Physical Design Intern — VLSIMINDS**
- 📍 **Bengaluru, India**

---

## 💼 Physical Design Experience

### ASIC Physical Design Trainee

**VLSIMINDS — A Division of S2C Semiconductor Pvt. Ltd.**  
**June 2026 – Present | Bengaluru**

Currently undergoing advanced **ASIC Physical Design training** focused on:

- ASIC Physical Design Flow, Netlist, SDC, Libraries & Technology Files
- TLU+, UPF & Physical Design Inputs
- STA: Setup/Hold, Latency, Skew & Uncertainty
- Timing Paths/Arcs, Recovery/Removal & Multi-Cycle Paths
- Timing Bottleneck Analysis, Crosstalk, Multi-Vt Cells & Timing Closure
- Blockages & Electromigration

### ASIC Physical Design Intern

**VLSIMINDS — A Division of S2C Semiconductor Pvt. Ltd.**  
**February 2026 – May 2026 | Bengaluru**

- Executed **RTL-to-GDSII flow** using Cadence Genus & Innovus
- Worked on **Floorplanning, Placement, CTS, Routing & STA**
- Implemented **SRAM Controller & ChipTop designs on 45nm**
- Performed **DRC, Timing, Congestion & QoR Optimization**
- Automated report generation using **TCL scripting**

---

## 🔬 Featured Projects

### ChipTop ASIC Physical Design — 45nm

**Cadence Innovus | Netlist-to-GDSII**

- Complete Physical Design flow from Floorplanning to Routing & Timing Analysis
- Reduced **DRC violations from 11 → 0**
- Achieved **zero connectivity violations**

### SRAM Controller ASIC Design — 45nm

**Cadence Genus & Innovus | RTL-to-GDSII**

- Complete RTL-to-GDSII implementation
- Resolved approximately **7,800 DRC violations**
- Worked on **Setup/Hold timing closure and physical optimization**

### FIFO ASIC Physical Design

**Cadence Innovus | RTL-to-GDSII**

- Floorplanning, Placement, CTS, Routing & Timing Analysis

### ALU16 PPA Optimization

**OpenLane | Sky130**

- RTL-to-GDSII implementation with PPA analysis

---

## 🛠️ Technical Skills

**Physical Design:**  
RTL-to-GDSII, Floorplanning, Placement, CTS, Routing, Timing Closure, DRC, QoR Optimization

**STA:**  
Setup/Hold, Timing Paths & Arcs, Latency, Skew, Uncertainty, Recovery/Removal, Crosstalk

**EDA Tools:**  
Cadence Innovus, Cadence Genus, Cadence Virtuoso, OpenLane, PrimeTime (Learning)

**Scripting & Programming:**  
TCL, Python, Verilog HDL, C (Basic)

**Environment:**  
Linux, GVim, Git, GitHub

---

## 🎓 Education

### Bachelor of Engineering — Electronics & Communication Engineering

**Acharya Institute of Technology, Bengaluru**  
**2022 – 2026 | CGPA: 8.44**

---

## 🏆 Certifications & Activities

- **NPTEL — VLSI Design Flow: RTL to GDS**
- **Digital IC Design using Cadence Tools — C2S Programme**
- **Memory Design & Verification using Verilog — C2S Programme**
- **Participant — VEDAS 2026 International Conference**

---

## 🎯 Open to Work

Currently looking for **entry-level ASIC Physical Design / Backend VLSI opportunities**.

**Interested in:**  
ASIC Physical Design | P&R | STA | CTS | Timing Closure | RTL-to-GDSII

📍 **Preferred Locations:** Bengaluru / Hyderabad

---

## 🌐 Connect With Me

🔗 [LinkedIn](https://www.linkedin.com/in/tavakalmastan)  
🔗 [GitHub](https://github.com/Tavakalmastan)

⭐ Thanks for visiting my profile!

Pinned Loading

  1. sram_controller_asic sram_controller_asic Public

    ASIC Physical Design of SRAM Controller using Cadence Genus & Innovus | RTL-to-GDSII | Timing Closure | DRC Fixing | TCL Automation

    Verilog 2

  2. Chiptop-ASIC-PD Chiptop-ASIC-PD Public

    ASIC Physical Design of ChipTop using Cadence Innovus | Complete RTL-to-GDSII Flow | Floorplanning | Macro Placement | CTS | Routing | Timing Closure | TCL Automation

    Verilog 1

  3. fifo-asic-physical-design fifo-asic-physical-design Public

    ASIC Physical Design of FIFO using Cadence Innovus | Floorplan → CTS → Routing → Timing & Power Analysis

    Verilog 5

  4. ALU16-PPA-Optimization-OpenLane ALU16-PPA-Optimization-OpenLane Public

    RTL-to-GDSII implementation of a 16-bit ALU with PPA optimization using OpenLane (Sky130)

    Verilog 1

  5. Signal-conditioning-90nm Signal-conditioning-90nm Public

    Design and performance analysis of analog and mixed-signal signal-conditioning blocks using 90nm CMOS technology.

    1

  6. Elevator-Control-System Elevator-Control-System Public

    A Verilog HDL project for an Elevator Control System, complete with a Python Tkinter GUI for real-time simulation. 🚀

    Verilog 1